Differences

This shows you the differences between two versions of the page.

--- en:multiasm:piot:chapter_4_5 [2026/03/01 19:14] – [Direct Single Register Addressing] ktokarz
+++ en:multiasm:piot:chapter_4_5 [2026/03/01 19:43] (current) – [Addressing Modes] ktokarz
@@ Line 1: / Line 1: @@
 ====== Addressing Modes ======
-Addressing modes define how the processor accesses data. There are 15 different addressing modes, such as: Direct Addressing, Indirect Addressing, Indirect with Displacement, Immediate Addressing, Register Addressing, Relative Addressing, Indirect I/O Addressing, and Stack Addressing.
+Addressing modes define how the processor accesses data and the target address of a jump. There are more than a dozen different addressing modes, such as: Direct Addressing, Indirect Addressing, Indirect with Displacement, Immediate Addressing, Register Addressing, Relative Addressing, Indirect I/O Addressing, and others. In this section, we first present the data addressing and later addressing used in flow control instructions.
-Details on addressing modes are presented in Fig. {{ref>avr_addr_1}},{{ref>avr_addr_2}},{{ref>avr_addr_3}},{{ref>avr_addr_4}},{{ref>avr_addr_5}},{{ref>avr_addr_6}},{{ref>avr_addr_7}},{{ref>avr_addr_8}},{{ref>avr_addr_9}},{{ref>avr_addr_10}},{{ref>avr_addr_11}},{{ref>avr_addr_12}},{{ref>avr_addr_13}},{{ref>avr_addr_14}} and {{ref>avr_addr_15}}:
 =====Direct Single Register Addressing=====
@@ Line 57: / Line 55: @@
 =====Data Indirect Addressing=====
-Indirect addressing uses the content of an index register as a pointer to memory. As shown in Fig {{ref>avr_addr_5}}, the operand address is the contents of the X-, Y-, or Z-pointer. Please note that X is formed with concatenated registers R27 and R26, Y is built with R29 and R28, and Z with R31 and R30. In AVR devices without SRAM, Data Indirect Addressing is called Register Indirect Addressing.
+Indirect addressing uses the content of an index register as a pointer to memory. As shown in Fig {{ref>avr_addr_5}}, the operand address is the contents of the X, Y, or Z pointer. Please note that X is formed with concatenated registers R27 and R26, Y is built with R29 and R28, and Z with R31 and R30. In AVR devices without SRAM, Data Indirect Addressing is called Register Indirect Addressing.
 An example of the instruction is load data from memory addressed with an X pointer.
 <code asm>
@@ Line 106: / Line 104: @@
 =====Program Memory Constant Addressing=====
-With this addressing mode, it is possible to read the byte from the program memory. As shown in Fig {{ref>avr_addr_9}}, the byte address in program memory is determined by the value stored in the Z-pointer.
+With this addressing mode, it is possible to read the byte from the program memory. As shown in Fig {{ref>avr_addr_9}}, the byte address in program memory is determined by the value stored in the Z pointer.
 The upper 15 bits (Most Significant bits - MSbs) select the word address (each word contains 2 bytes).
@@ Line 163: / Line 161: @@
 =====Direct Program Memory Addressing=====
+This addressing mode does not address data but rather modifies the program execution flow. It is used in jump and subroutine call instructions. These instructions use the constant immediate to specify the absolute target address to jump to. As shown in Fig {{ref>avr_addr_12}}, the constant is loaded to the program counter to change the place where the next instruction is fetched from.
+<code asm>
+CALL function
+</code>
 <figure avr_addr_12>
@@ Line 169: / Line 171: @@
 </figure>
-Program execution continues at the address immediate in the instruction word.
+<todo @mfojcik> "immediate" -> "following immediately the instruction word"? KT - opisałem to dokładniej, Janek zmodyfikuje rysunek bo jest trochę nielogiczny</todo>
-<todo @mfojcik> "immediate" -> "following immediately the instruction word"?</todo>
 =====Indirect Program Memory Addressing=====
+The target address of the jump or call can be stored in the Z pointer register. After **ijmp** or **icall**, program execution continues at the address contained by the Z register (i.e., the PC is loaded with the contents of the Z register). It is shown in Fig {{ref>avr_addr_13}}.
+<code asm>
+ICALL
+</code>
 <figure avr_addr_13>
 {{ :en:multiasm:piot:ad13.png?600 |Indirect Program Memory Addressing}}
@@ Line 179: / Line 183: @@
 </figure>
-Program execution continues at the address contained by the Z-register (i.e., the PC is loaded with the contents of the Z-register).
 =====Extended Indirect Program Memory Addressing=====
+For versions of AVR microcontrollers with bigger program memory than 128 kB, additional bits used to extend the address are stored in the EIND register. Program execution continues at the address contained by the Z register and the EIND register (i.e., the PC is loaded with the contents of the EIND and Z register) as shown in fig {{ref>avr_addr_14}}.
 <figure avr_addr_14>
@@ Line 188: / Line 193: @@
 </figure>
-Program execution continues at the address contained by the Z-register and the EIND-register (i.e., the PC is loaded with the contents of the EIND and Z-register).
 =====Relative Program Memory Addressing=====
+If the target address is within the range of -2048 to 2047 from the current address, the shorter relative control transfer instructions can be used.
+As shown in fig {{ref>avr_addr_15}}, program execution continues at the address PC + k + 1. The constant //k// does not represent the absolute address, so it must be calculated as a difference between the current address plus 1 and the target address. It is treated as a signed value, so the target address can be higher or lower than the current one.
+<code asm>
+RJMP target
+</code>
 <figure avr_addr_15>
 {{ :en:multiasm:piot:ad15.png?600 |Relative Program Memory Addressing}}
@@ Line 197: / Line 205: @@
 </figure>
-Program execution continues at the address PC + k + 1. The relative address k is from -2048 to 2047.

en/multiasm/piot/chapter_4_5.1772385248.txt.gz · Last modified: 2026/03/01 19:14 by ktokarz