Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision
Previous revision
en:multiasm:piot:chapter_4_2 [2026/01/10 20:38] pczekalskien:multiasm:piot:chapter_4_2 [2026/03/01 17:41] (current) – [Microcontroller Architecture – Component Overview] ktokarz
Line 1: Line 1:
 ====== Specific Elements of AVR Architecture ====== ====== Specific Elements of AVR Architecture ======
  
-AVR is an extension of the idea presented in Vegard Wollan and Alf-Egil Bogen's thesis. Together with Gaute Myklebust, they patented the architecture, and in 1996, Atmel Norway was established as the AVR microcontroller design center. In 2016, Microchip acquired Atmel.+AVR is an extension of the idea presented in Vegard Wollan and Alf-Egil Bogen's thesis. Together with Gaute Myklebust, they patented the architecture, and in 1996, Atmel Norway was established as the AVR microcontroller design centre. In 2016, Microchip acquired Atmel.
  
 +==== AVR Architecture ====
 AVR architecture (Fig. {{ref>avr_architecture}}) is a popular choice for microcontrollers due to its efficiency and versatility. Here are some specific elements that define the AVR architecture: AVR architecture (Fig. {{ref>avr_architecture}}) is a popular choice for microcontrollers due to its efficiency and versatility. Here are some specific elements that define the AVR architecture:
   * RISC Architecture: AVR microcontrollers are based on the RISC (Reduced Instruction Set Computing) architecture, which allows them to execute instructions in a single clock cycle. This results in high performance and low power consumption.    * RISC Architecture: AVR microcontrollers are based on the RISC (Reduced Instruction Set Computing) architecture, which allows them to execute instructions in a single clock cycle. This results in high performance and low power consumption. 
Line 15: Line 16:
  
 <figure avr_architecture> <figure avr_architecture>
-{{:en:multiasm:piot:architecture.gif?400|AVR Architecture}} +{{ :en:multiasm:piot:architecture.png?600 | AVR Architecture }} 
-<caption>AVR Architecture</caption>+<caption>AVR Architecture Raivo test</caption>
 </figure> </figure>
  
 +==== AVR Components Overview ====
  
-Other Architectures: +  * Interrupt Unit - Handles asynchronous events by temporarily halting the main program flow to execute interrupt service routines. 
-PIC+  * SPI Unit - Implements the Serial Peripheral Interface protocol for high-speed synchronous data exchange with external devices. 
 +  * Watchdog Timer - A fail-safe timer that resets the system if the software becomes unresponsive or enters an infinite loop. 
 +  * Analogue Comparator - Compares two analogue input voltages and outputs a digital signal based on their relative magnitude. 
 +  * I/O Module - Interfaces with external peripherals, enabling digital input and output operations. 
 +  * Flash Program Memory - Non-volatile memory used to store the program code, retaining data even when power is lost. 
 +  * Instruction Register - Temporarily holds the current instruction fetched from program memory before decoding. 
 +  * Instruction Decoder - Translates the binary instruction into control signals that direct the operation of internal units. 
 +  * Control Lines - Carry control signals that coordinate data flow and operations across the microcontroller. 
 +  * Program Counter - Keeps track of the address of the next instruction to be executed, enabling sequential program flow. 
 +  * Status and Control - Stores flags and control bits that reflect the current state of the processor and influence execution. 
 +  * 32×8 General Purpose Register - A set of 32 registers, each 8 bits wide, used for temporary data storage and arithmetic operations. 
 +  * ALU (Arithmetic Logic Unit) - Performs arithmetic and logical operations on data from the general-purpose registers. 
 +  * Data SRAM - Volatile memory used for runtime data storage, such as variables and stack operations. 
 +  * EEPROM - Electrically erasable non-volatile memory for storing user data that must persist across power cycles. 
 +  * I/O Lines - Physical pins that connect the microcontroller to external circuits for input and output tasks. 
 +  * Data Bus - An 8-bit pathway that transfers data between internal components, enabling communication and processing. 
 + 
 + 
 +====Other Architectures==== 
 +There are other popular microcontrollers available on the market, which are the main competitors to AVR. We depict some of them shortly. 
 + 
 +__PIC__
   * Manufacturer: Microchip Technology   * Manufacturer: Microchip Technology
   * Architecture: RISC   * Architecture: RISC
Line 28: Line 51:
   * PIC32: 32-bit microcontrollers, high performance, wide range of applications   * PIC32: 32-bit microcontrollers, high performance, wide range of applications
  
-ESP8266/ESP32+__ESP8266/ESP32__
   * Manufacturer: Espressif Systems   * Manufacturer: Espressif Systems
   * Architecture: Tensilica Xtensa (extended version based on RISC)   * Architecture: Tensilica Xtensa (extended version based on RISC)
Line 34: Line 57:
   * ESP32: Dual-core processor, 240 MHz, 520 KB SRAM, Wi-Fi, Bluetooth, more GPIO   * ESP32: Dual-core processor, 240 MHz, 520 KB SRAM, Wi-Fi, Bluetooth, more GPIO
  
-TI MSP430+__TI MSP430__
   * Manufacturer: Texas Instruments   * Manufacturer: Texas Instruments
   * Architecture: RISC   * Architecture: RISC
en/multiasm/piot/chapter_4_2.1768070285.txt.gz · Last modified: by pczekalski
CC Attribution-Share Alike 4.0 International
www.chimeric.de Valid CSS Driven by DokuWiki do yourself a favour and use a real browser - get firefox!! Recent changes RSS feed Valid XHTML 1.0