Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
en:multiasm:paarm:chapter_5_7 [2026/02/27 16:30] – [Interrupts] jtokarzen:multiasm:paarm:chapter_5_7 [2026/05/27 09:36] (current) – [Interrupts] ktokarz
Line 185: Line 185:
   * The rest of the IDs are for Shared Peripheral interrupts   * The rest of the IDs are for Shared Peripheral interrupts
  
-Practically, the Raspberry Pi 5 may have hundreds of interrupts from different sources in use, because the SoC chip BCM2712 have a lot of internal peripheral interrupts, the RP1 chip (the one that handles I/O lines and other peripherals on board) uses additional interrupts over PCIe bus. The Linux OS creates its own software interruptand finally, Linux combines them through the GIC.+Practically, the Raspberry Pi 5 may have hundreds of interrupts from different sources in use, because the SoC chip BCM2712 have a lot of internal peripheral interrupts, the RP1 chip (the one that handles I/O lines and other peripherals on board) uses additional interrupts over the PCIe bus. Linux creates its own software interrupt and finally, combines them through the GIC.
    
 The interrupts can be disabled and enabled. For example:\\ The interrupts can be disabled and enabled. For example:\\
en/multiasm/paarm/chapter_5_7.1772202609.txt.gz · Last modified: by jtokarz
CC Attribution-Share Alike 4.0 International
www.chimeric.de Valid CSS Driven by DokuWiki do yourself a favour and use a real browser - get firefox!! Recent changes RSS feed Valid XHTML 1.0