This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revision | |||
| en:multiasm:cs:chapter_3_9 [2026/06/23 11:04] – [Hyperthreading] ktokarz | en:multiasm:cs:chapter_3_9 [2026/06/23 11:05] (current) – [Hyperthreading] ktokarz | ||
|---|---|---|---|
| Line 59: | Line 59: | ||
| ===== Hyperthreading ===== | ===== Hyperthreading ===== | ||
| - | Hyper-Threading | + | Hyperthreading |
| - | For each physical core, the operating system defines two logical processor cores and, when possible, shares the load between them. Hyperthreading uses a superscalar architecture to increase the number of instructions that operate in parallel in the pipeline on separate data. With Hyper-Threading, one physical core appears to the operating system as two separate processors. The logical processors share the execution resources, including the execution engine, caches, and system bus interface. Only the elements that store the processor' | + | For each physical core, the operating system defines two logical processor cores and, when possible, shares the load between them. Hyperthreading uses a superscalar architecture to increase the number of instructions that operate in parallel in the pipeline on separate data. With Hyperthreading, one physical core appears to the operating system as two separate processors. The logical processors share the execution resources, including the execution engine, caches, and system bus interface. Only the elements that store the processor' |
| <note info> | <note info> | ||
| The real path of instruction processing is much more complex. Additional techniques are implemented to improve performance, | The real path of instruction processing is much more complex. Additional techniques are implemented to improve performance, | ||
| </ | </ | ||