Differences
This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
| en:multiasm:cs:chapter_3_1 [2026/03/01 13:54] – [Memory] ktokarz | en:multiasm:cs:chapter_3_1 [2026/03/01 14:00] (current) – [Buses] ktokarz | ||
|---|---|---|---|
| Line 22: | Line 22: | ||
| <note info> The byte is historically assumed to be 8 bits of information and used as the base unit to express the size of data in the world of computers. </ | <note info> The byte is historically assumed to be 8 bits of information and used as the base unit to express the size of data in the world of computers. </ | ||
| The size of the memory installed on the computer does not have to match the size of the address space, the maximum size of memory which is addressable by the processor. In modern machines, it would be impossible or hardly achievable. For example, for x64 architecture, | The size of the memory installed on the computer does not have to match the size of the address space, the maximum size of memory which is addressable by the processor. In modern machines, it would be impossible or hardly achievable. For example, for x64 architecture, | ||
| - | <note info>To learn more about paging please refer to https:// | + | <note info>To learn more about paging, please refer to the website |
| + | https:// | ||
| ===== Peripherals ===== | ===== Peripherals ===== | ||
| Line 40: | Line 41: | ||
| **Control bus** is formed by lines mainly used for synchronisation between the elements of the computer. The minimal implementation includes the read and write lines. Read line (#RD) is the information that other elements use to indicate that the processor wants to read data from the unit. In such a situation, the element, e.g. memory, puts the data from the addressed cell on the data bus. Active write signal (#WR) informs the element that the data which is present on the data bus should be stored at the specified address. | **Control bus** is formed by lines mainly used for synchronisation between the elements of the computer. The minimal implementation includes the read and write lines. Read line (#RD) is the information that other elements use to indicate that the processor wants to read data from the unit. In such a situation, the element, e.g. memory, puts the data from the addressed cell on the data bus. Active write signal (#WR) informs the element that the data which is present on the data bus should be stored at the specified address. | ||
| The control bus can also include other signals specific to the system, e.g., interrupt signals, DMA control lines, clock pulses, signals distinguishing memory and peripheral access, signals activating selected modules, and others. | The control bus can also include other signals specific to the system, e.g., interrupt signals, DMA control lines, clock pulses, signals distinguishing memory and peripheral access, signals activating selected modules, and others. | ||
| + | |||
| + | <note info> | ||
| + | The "#" | ||
| + | </ | ||
