Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
en:multiasm:cs:chapter_3_1 [2026/01/10 20:09] pczekalskien:multiasm:cs:chapter_3_1 [2026/02/23 10:29] (current) – [Buses] ktokarz
Line 32: Line 32:
 **Address bus** delivers the address generated by the processor to memory or peripherals. This address specifies the single memory cell or peripheral register that the processor wants to access. The address bus is used not only to address the data which the processor wants to transmit to or from memory or a peripheral. Instructions are also stored in memory, so the address bus also selects the instruction that the processor fetches and later executes. The address bus is one-directional. The address is generated by the processor and delivered to other units.  **Address bus** delivers the address generated by the processor to memory or peripherals. This address specifies the single memory cell or peripheral register that the processor wants to access. The address bus is used not only to address the data which the processor wants to transmit to or from memory or a peripheral. Instructions are also stored in memory, so the address bus also selects the instruction that the processor fetches and later executes. The address bus is one-directional. The address is generated by the processor and delivered to other units. 
 <note info> If there is a DMA controller in the computer, in some circumstances, it can also generate an address instead of the processor. Refer to the chapter that describes the DMA. </note> <note info> If there is a DMA controller in the computer, in some circumstances, it can also generate an address instead of the processor. Refer to the chapter that describes the DMA. </note>
-The number of lines in the address bus is fixed for the processor and determines the size of the addressing space the processor can access. For example, if the address bus of some processor has 16 lines, it can generate up to 16^2 = 65536 different addresses.+The number of lines in the address bus is fixed for the processor and determines the size of the addressing space the processor can access. For example, if the address bus of some processor has 16 lines, it can generate up to 2^16 = 65536 different addresses.
  
 **Data bus** is used to exchange data between the processor and the memory or peripherals. The processor can read data from memory or peripherals, or write data to these units, previously sending their addresses on the address bus. As data can be read or written, the data bus is bi-directional. **Data bus** is used to exchange data between the processor and the memory or peripherals. The processor can read data from memory or peripherals, or write data to these units, previously sending their addresses on the address bus. As data can be read or written, the data bus is bi-directional.
en/multiasm/cs/chapter_3_1.txt · Last modified: by ktokarz
CC Attribution-Share Alike 4.0 International
www.chimeric.de Valid CSS Driven by DokuWiki do yourself a favour and use a real browser - get firefox!! Recent changes RSS feed Valid XHTML 1.0