This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revision | |||
| en:multiasm:cs:chapter_3_1 [2026/01/10 20:09] – pczekalski | en:multiasm:cs:chapter_3_1 [2026/02/23 10:29] (current) – [Buses] ktokarz | ||
|---|---|---|---|
| Line 32: | Line 32: | ||
| **Address bus** delivers the address generated by the processor to memory or peripherals. This address specifies the single memory cell or peripheral register that the processor wants to access. The address bus is used not only to address the data which the processor wants to transmit to or from memory or a peripheral. Instructions are also stored in memory, so the address bus also selects the instruction that the processor fetches and later executes. The address bus is one-directional. The address is generated by the processor and delivered to other units. | **Address bus** delivers the address generated by the processor to memory or peripherals. This address specifies the single memory cell or peripheral register that the processor wants to access. The address bus is used not only to address the data which the processor wants to transmit to or from memory or a peripheral. Instructions are also stored in memory, so the address bus also selects the instruction that the processor fetches and later executes. The address bus is one-directional. The address is generated by the processor and delivered to other units. | ||
| <note info> If there is a DMA controller in the computer, in some circumstances, | <note info> If there is a DMA controller in the computer, in some circumstances, | ||
| - | The number of lines in the address bus is fixed for the processor and determines the size of the addressing space the processor can access. For example, if the address bus of some processor has 16 lines, it can generate up to 16^2 = 65536 different addresses. | + | The number of lines in the address bus is fixed for the processor and determines the size of the addressing space the processor can access. For example, if the address bus of some processor has 16 lines, it can generate up to 2^16 = 65536 different addresses. |
| **Data bus** is used to exchange data between the processor and the memory or peripherals. The processor can read data from memory or peripherals, | **Data bus** is used to exchange data between the processor and the memory or peripherals. The processor can read data from memory or peripherals, | ||